

ARRANGEMENT OF INTEGRATED CIRCUITS IN A MEMORY MODULE

Inventors: Javesh R. Bhakta et al.

Inventors: Jayesh R. Bhakta et al.
Filed: January 27, 2004 Atty Docket: NETL.001DV4

1 of 9




FIG. 1A

ARRANGEMENT OF INTEGRATED CIRCUITS

IN A MEMORY MODULE

Inventors: Jayesh R. Bhakta et al.

Filed.: January 27, 2004 Atty Docket: NETL.001DV4

2 of 9




FIG. 1B

ARRANGEMENT OF INTEGRATED CIRCUITS
IN A MEMORY MODULE

Inventors: Jayesh R. Bhakta et al.

Filed.: January 27, 2004 Atty Docket: NETL.001DV4

3 of 9





FIG. 2A



ARRANGEMENT OF INTEGRATED CIRCUITS IN A MEMORY MODULE

Inventors: Jayesh R. Bhakta et al.
Filed.: January 27, 2004 Atty Docket: NETL.001DV4
5 of 9




FIG. 3A


ARRANGEMENT OF INTEGRATED CIRCUITS

IN A MEMORY MODULE

Inventors: Jayesh R. Bhakta et al.

Filed: January 27, 2004 Atty Docket: NETL.001DV4

6 of 9



ARRANGEMENT OF INTEGRATED CIRCUITS
IN A MEMORY MODULE

Inventors: Jayesh R. Bhakta et al.

Filed.: January 27, 2004 Atty Docket: NETL.001DV4

7 of 9




FIG. 4A




FIG. 4B




FIG. 4C